

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

**Semiconductor Processing Methods Of Forming
Dynamic Random Access Memory (DRAM)
Circuitry**

* * * * *

INVENTOR

Mike Hermes

ATTORNEY'S DOCKET NO. MI22-919

EV318279411

EL054830350

1 **SEMICONDUCTOR PROCESSING METHODS OF FORMING**
2 **DYNAMIC RANDOM ACCESS MEMORY (DRAM) CIRCUITRY**

3 **TECHNICAL FIELD**

4 This application relates to semiconductor processing methods of
5 forming dynamic random access memory (DRAM) circuitry.

6
7 **BACKGROUND OF THE INVENTION**

8 Dynamic random access memory (DRAM) circuitry is typically
9 formed by forming a number of different layers of material over a
10 substrate such as a silicon wafer, and then etching such layers into
11 desired substrate features such as conductive word lines, capacitor
12 containers, capacitor structures, and bit lines to name just a few.
13 Efforts continue to be made to reduce the number of processing steps
14 and processing complexity thereof.

15 This invention arose out of concerns associated with improving the
16 methods through which dynamic random access memory (DRAM)
17 circuitry is formed. This invention also arose out of concerns associated
18 with reducing processing complexities associated with the fabrication of
19 DRAM circuitry.

20
21 **SUMMARY OF THE INVENTION**

22 Methods of forming dynamic random access memories (DRAM) are
23 described. In one embodiment, an insulative layer is formed over a
24 substrate having a plurality of conductive lines which extend within a

1 memory array area and a peripheral area outward of the memory array.
2 Capacitor container openings and contact openings are contemporaneously
3 etched over the memory array and conductive line portions within the
4 peripheral area respectively.

5 In another embodiment, a patterned masking layer is formed over
6 a substrate having a plurality of openings formed within an insulative
7 layer, wherein some of the openings comprise capacitor container
8 openings within a memory array and other of the openings comprise
9 conductive line contact openings disposed over conductive lines within
10 a peripheral area outward of the memory array. With a common
11 patterned masking layer, unmasked portions of a capacitor electrode
12 layer are removed within the memory array and material from over
13 portions of the conductive lines within the peripheral area is removed
14 sufficient to expose conductive material of the conductive line portions.

15 In yet another embodiment, a common etch chemistry is used to
16 remove selected material of an insulative material layer formed over
17 conductive lines within a peripheral area and material of a storage
18 capacitor electrode layer.

19 In yet another embodiment, a plurality of conductive plugs are
20 formed over substrate node locations over which storage capacitors are
21 to be formed. After forming the plugs, insulative material over
22 conductive lines within a peripheral area is removed to first expose
23 conductive material of the conductive lines.
24

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a diagrammatic side sectional view of a semiconductor wafer fragment in process in accordance with one embodiment of the invention.

Fig. 2 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 1.

Fig. 3 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 2.

Fig. 4 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 3.

Fig. 5 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 4.

Fig. 6 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 5.

Fig. 7 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 6.

Fig. 8 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 7.

Fig. 9 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 8.

Fig. 10 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 9.

1 Fig. 11 is a diagrammatic side sectional view of a semiconductor
2 wafer fragment in process in accordance with another embodiment of
3 the invention.

4 Fig. 12 is a view of the Fig. 11 wafer fragment at a processing
5 step which is subsequent to that which is shown in Fig. 11.

6 Fig. 13 is a view of the Fig. 11 wafer fragment at a processing
7 step which is subsequent to that which is shown in Fig. 12.

8 Fig. 14 is a view of the Fig. 11 wafer fragment at a processing
9 step which is subsequent to that which is shown in Fig. 13.

10 Fig. 15 is a view of the Fig. 11 wafer fragment at a processing
11 step which is subsequent to that which is shown in Fig. 14.

12 Fig. 16 is a view of the Fig. 11 wafer fragment at a processing
13 step which is subsequent to that which is shown in Fig. 15.

14 15 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

16 This disclosure of the invention is submitted in furtherance of the
17 constitutional purposes of the U.S. Patent Laws "to promote the
18 progress of science and useful arts" (Article 1, Section 8).

19 Referring to Fig. 1, a semiconductor wafer fragment in process is
20 shown generally at 20 and includes a semiconductive substrate 22. In
21 the context of this document, the term "semiconductive substrate" is
22 defined to mean any construction comprising semiconductive material,
23 including, but not limited to, bulk semiconductive materials such as a
24 semiconductive wafer (either alone or in assemblies comprising other

1 materials thereon), and semiconductive material layers (either alone or
2 in assemblies comprising other materials). The term "substrate" refers
3 to any supporting structure, including, but not limited to, the
4 semiconductive substrates described above.

5 A plurality of conductive lines 24, 26, 28, and 30 are formed over
6 substrate 22. Conductive lines 26, 28, and 30 are formed over or
7 within a memory array area 32, and conductive line 24 is formed over
8 or within a peripheral area 34 outward of memory array area 32. An
9 isolation oxide region 36 is provided within substrate 22, as are
10 diffusion regions 38, 40 which constitute node locations with which
11 electrical communication is desired. The conductive lines typically
12 include a gate oxide layer 42, an overlying polysilicon layer 44, a
13 silicide layer 46, and an insulative material layer or cap 48. For
14 purposes of the ongoing discussion, insulative material layer 48 comprises
15 a first insulative material layer. Exemplary materials for insulative
16 caps 48 include nitrogen-containing material and, in a preferred
17 embodiment, silicon-containing material such as silicon nitride. Sidewall
18 spacers 50 are provided over conductive lines 24-30. Of course, other
19 conductive line constructions can be utilized.

20 Referring to Fig. 2, a conductive material layer 52 is formed over
21 substrate 22. An exemplary material is conductively doped polysilicon.

22 Referring to Fig. 3, a plurality of conductive plugs, such as
23 exemplary conductive plug 54, are formed and received over substrate
24 node locations over which storage capacitors are to be formed.

1 Referring to Fig. 4, an insulative layer 56 is formed over
2 substrate 22 and conductive lines 24-30. For purposes of the ongoing
3 discussion, layer 56 constitutes a second insulative material. An
4 exemplary material is borophosphosilicate glass (BPSG).

5 Referring to Fig. 5, a plurality of openings 58, 60 are formed and
6 received within insulative layer 56. Opening 58 comprises a contact
7 opening which is formed over insulative cap 48 of conductive line 24,
8 and opening 60 comprises a capacitor container opening within which
9 a storage capacitor is to be formed.

10 In one embodiment, openings 58, 60 are contemporaneously etched
11 within the memory array area and within the peripheral area. Such
12 openings preferably have substantially the same opening dimensions.
13 Preferably, the openings are etched to expose the insulative caps of one
14 or more of the conductive lines. In this example, the openings within
15 the peripheral area, as initially formed, expose first insulative material
16 cap 48 therewithin, but not conductive material of the conductive lines.
17 Preferably, opening 60 exposes portions of conductive plug 54 within the
18 memory array. For purposes of the ongoing discussion, opening 58
19 constitutes a first contact opening which is formed over insulative
20 cap 48 within the peripheral area.

21 Referring to Fig. 6, a conductive material 62 is formed over the
22 substrate and within the openings. In the illustrated example,
23 material 62 comprises a first capacitor electrode layer in the form of
24 a storage node layer which is formed within openings 58, 60.

1 Exemplary materials for layer 62 include conductively doped silicon-
2 containing materials such as polysilicon, hemispherical grain polysilicon
3 or cylindrical grain polysilicon. In this example, hemispherical grain
4 polysilicon is shown. After formation of conductive material 62, selected
5 portions can be removed, as by planarization, to isolate the material
6 within the openings. A dielectric layer 64 is formed over the substrate
7 and within openings 58, 60, and a conductive material 66 is formed
8 over the substrate and within the openings. In the illustrated example,
9 material 66 comprises an outer or second capacitor electrode layer in
10 the form of a cell plate layer which is formed over dielectric layer 64.
11 Collectively, layers 62, 66 constitute a pair of capacitor electrode layers
12 which are formed within openings 58 and 60 and separated by an
13 intervening dielectric region therebetween. A patterned masking layer 68
14 is formed over substrate 22 and within capacitor container opening 60.
15 An exemplary material is photoresist.

16 Referring to Fig. 7, selected unmasked conductive cell plate
17 material of cell plate layer 66 within memory array area 32 is patterned
18 away or otherwise removed, and conductive material from within contact
19 opening 58 (i.e. layer 62) is removed from over a portion of conductive
20 line 24.

21 Referring to Fig. 8, and with common patterned masking layer 68
22 in place, remaining unmasked portions of the capacitor electrode layer(s)
23 within the peripheral area are removed as well as insulative material 48
24 from over conductive line 24. The removal of the insulative material

1 preferably exposes conductive material of conductive line 24, e.g. silicide
2 material 46 and constitutes removing insulative cap portions from over
3 the conductive line portions. Although not specifically shown, the height
4 of layer 56 can be reduced during the removal of the unmasked
5 portions of the capacitor electrode layer(s) within the peripheral area
6 and the insulative material 48 from over conductive line 24.

7 In a preferred embodiment, the removal of insulative material 48
8 and conductive material of the capacitor electrode layers is conducted
9 using a common etch chemistry. For example, where insulative
10 material 48 comprises silicon nitride and the capacitor electrode layers
11 comprise polysilicon, an etch chemistry including NF_3 and HBr can be
12 utilized to etch silicon-containing and silicon nitride-containing materials
13 selective to oxides such as BPSG. Accordingly, conductive material is
14 removed from within the memory array contemporaneously with
15 conductive material which is removed from within contact openings 58
16 within the peripheral area. Hence, capacitor electrode material is
17 removed from within contact openings 58 and not from within capacitor
18 container openings 60.

19 In a preferred embodiment, the removal of insulative material
20 portions 48 from over conductive line 24 constitutes a first-in-time
21 exposure of conductive material of the conductive line in the peripheral
22 area after provision of the insulative material thereover. Alternately
23 considered, substantial portions of individual conductive line insulative
24 caps are removed from the conductive lines which are formed over or

1 within peripheral areas 34. Preferably, the insulative material is
2 removed using an etch chemistry which is also effective to remove both
3 conductive material portions over the first insulative material and the
4 first insulative material.

5 Referring to Fig. 9, an insulative layer 70 is formed over
6 substrate 22. An exemplary material is BPSG.

7 Referring to Fig. 10, a contact opening 72 is formed within
8 layer 70 and exposes portions of conductive material 46. Openings 73
9 within the memory array can also be formed and conductive material 74
10 formed therein to provide bit line contact plugs. Accordingly, such
11 constitutes, with respect to conductive line 24, forming additional
12 conductive material over and in electrical communication with the
13 conductive line portions which were previously exposed.

14 Referring to Fig. 11, a semiconductor wafer fragment in process
15 is shown generally at 20a. Like numerals from the above described
16 embodiment have been utilized where appropriate with differences being
17 indicated with the suffix "a" or with different numerals. A conductive
18 material layer 52 is formed over substrate 22.

19 Referring to Fig. 12, a conductive plug 54 is formed over
20 diffusion region 38, and conductive material 76 is formed or received
21 over portions of some of the conductive lines within peripheral area 34.
22 Accordingly, conductive material is formed over insulative material 48 of
23 conductive line 24.
24

1 Referring to Fig. 13, an insulative layer 56 is formed over
2 substrate 22 and subsequently openings 58, 60 are etched therethrough.
3 In the illustrated example, openings 58, 60 expose portions of conductive
4 plug 54 and conductive material 76.

5 Referring to Fig. 14, capacitor electrode layer 64 is formed over
6 the substrate and within openings 58, 60, a dielectric layer 64 is formed
7 thereover, and an outer or second capacitor electrode layer 66 is
8 formed over the dielectric layer. Patterned masking layer 68 is formed
9 over the substrate.

10 Referring to Figs. 15 and 16, unmasked portions of the storage
11 capacitor electrode layers within the memory array and peripheral area
12 are removed sufficiently to form a storage capacitor within the memory
13 array, and to entirely remove the storage capacitor electrode layer from
14 within the peripheral area. Preferably, such removal also outwardly
15 exposes conductive portions of conductive line 24 within a peripheral
16 area. Processing can now take place substantially as described above
17 with respect to Figs. 9 and 10.

18 Advantages achieved with the present methods can include
19 reductions in the processing steps required to form memory circuitry, as
20 well as reductions in concerns associated with under- and over-etching
21 substrate portions during fabrication. Other advantages will be apparent
22 to the skilled artisan.

23 In compliance with the statute, the invention has been described
24 in language more or less specific as to structural and methodical

1 features. It is to be understood, however, that the invention is not
2 limited to the specific features shown and described, since the means
3 herein disclosed comprise preferred forms of putting the invention into
4 effect. The invention is, therefore, claimed in any of its forms or
5 modifications within the proper scope of the appended claims
6 appropriately interpreted in accordance with the doctrine of equivalents.
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24